By Topic

Methodology to derive resource aware context adaptable architectures for FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Samala, H. ; Dept. of Electr. & Comput. Eng., Utah State Univ., Logan, UT, USA ; Dasu, A.

The design of a common architecture that can support multiple data-flow patterns (or contexts) embedded in complex control flow structures, in applications like multimedia processing, is particularly challenging when the target platform is a field programmable gate array (FPGA) with heterogeneous mixture of device primitives. In this study, the authors present scheduling and mapping algorithms that use a novel area cost metric to generate resource aware context adaptable architectures. The authors present the results of a rigorous analysis of the methodology on multiple test cases. Post place and route results are compared against published techniques and show an area savings and execution time savings of 46% each.

Published in:

Computers & Digital Techniques, IET  (Volume:4 ,  Issue: 1 )