By Topic

**THIS ARTICLE HAS BEEN RETRACTED DUE TO A VIOLATION OF IET PUBLICATION PRINCIPLES** Scheme to minimise short effects of single-event upsets in triple-modular redundancy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
X. She ; State Key Laboratory of ASIC & System, Fudan University, Shanghai 201203, People's Republic of China ; S. Trimberger

This study presents a method for implementing a circuit in a field programmable gate array (FPGA) that protects the circuit from the effects of single-event upsets (SEUs). When routing nodes within the circuit using the interconnect lines of the FPGA, two routed nodes are separated from each other by at least two programmable interconnect points (PIPs). Therefore if an SEU causes a PIP to become inadvertently enabled, the affected node is coupled to an unused interconnect line, instead of to another node within the circuit. When a triple-modular redundancy (TMR) circuit is implemented using the proposed scheme, signals in one module are separated from signals in another module by at least two PIPS to prevent the short effects of SEUs. However, signals within the same module can be separated by only one PIP, because the TMR structure can compensate for errors within a single module.

Published in:

IET Computers & Digital Techniques  (Volume:4 ,  Issue: 1 )