By Topic

Racetrack memory: A storage class memory based on current controlled magnetic domain wall motion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Parkin, Stuart ; IBM Res. Div., Almaden Res. Center, San Jose, CA, USA

Racetrack memory promises a novel storage-class memory with the low cost per bit of magnetic disk drives but the high performance and reliability of conventional solid state memories. Unlike conventional memories, the fundamental concept of racetrack memory (RM) is to store multiple data bits as many as 10 to 100 bits per access point, rather than the typical single bit per transistor. This is accomplished in racetrack memory by storing data bits in the form of domain walls in magnetic nanowires which are oriented either parallel to the surface or perpendicular to the surface of a silicon wafer. These distinct structures form "horizontal" and "vertical" racetrack memories. This paper discusses progress towards building a racetrack memory and the fundamental physics underlying it. In particular, the current and field controlled dynamical motion of magnetic domain walls in magnetic nanowires formed from permalloy and related materials are discussed.

Published in:

Device Research Conference, 2009. DRC 2009

Date of Conference:

22-24 June 2009