Cart (Loading....) | Create Account
Close category search window
 

Racetrack memory: A storage class memory based on current controlled magnetic domain wall motion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Parkin, Stuart ; IBM Res. Div., Almaden Res. Center, San Jose, CA, USA

Racetrack memory promises a novel storage-class memory with the low cost per bit of magnetic disk drives but the high performance and reliability of conventional solid state memories. Unlike conventional memories, the fundamental concept of racetrack memory (RM) is to store multiple data bits as many as 10 to 100 bits per access point, rather than the typical single bit per transistor. This is accomplished in racetrack memory by storing data bits in the form of domain walls in magnetic nanowires which are oriented either parallel to the surface or perpendicular to the surface of a silicon wafer. These distinct structures form "horizontal" and "vertical" racetrack memories. This paper discusses progress towards building a racetrack memory and the fundamental physics underlying it. In particular, the current and field controlled dynamical motion of magnetic domain walls in magnetic nanowires formed from permalloy and related materials are discussed.

Published in:

Device Research Conference, 2009. DRC 2009

Date of Conference:

22-24 June 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.