By Topic

Design and modeling of a new silicon-based tunneling field-effect transistor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhang, W.E. ; Dept. of Electr. Eng., Maryland Univ., College Park, MD, USA ; Wang, Fu‐Cheng ; Yang, C.H.

As the effective channel length of conventional MOSFET's approaches the sub-0.1 μm regime, further downscaling of integrated circuits may require new transistor structures. In this paper we propose a new tunneling field-effect transistor. According to its new operating principle, the tunneling current between two terminals is strongly modulated by the bias applied to the third terminal. Different from the planar structure of MOSFET's, the three terminals of this transistor are vertically stacked up. This new tunneling transistor is free of the short-channel effects, and its lateral dimension can in principle be scaled down to nanometers. The design of new transistor structure, calculated results and scaling properties are discussed

Published in:

Electron Devices, IEEE Transactions on  (Volume:43 ,  Issue: 9 )