By Topic

114 MFLOPS logarithmic number system arithmetic unit for DSP applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Lewis, D.M. ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada

Logarithmic number system (LNS) arithmetic, which represents real numbers by their logarithm in base two, offers inexpensive, error-free multiplication and division, as well as better error characteristics than floating point (FP) arithmetic, but difficult addition/subtraction. While most DSPs use fixed-point arithmetic, floating point would be attractive if it could be achieved at low cost. This paper describes an LNS core that achieves better area than contemporary FP processors. The new approach uses a function interpolator using stored function values, represented in a new interleaved ROM architecture.

Published in:

Solid-State Circuits Conference, 1995. Digest of Technical Papers. 41st ISSCC, 1995 IEEE International

Date of Conference:

15-17 Feb. 1995