Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Circuit design considerations for integrated high switching frequency buck converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Orabi, M. ; APEARC, South Valley Univ., Aswan, Egypt

Nowadays, manufacturers of power management integrated circuits (PMICs) are producing devices that integrate many of the functional blocks required in power supplies in single tiny chips. This paper highlights the circuit design considerations as a part of highly integrated, high switching frequency (few MHz range) PMICs optimized to be fabricated using CMOS fabrication technologies. Moreover, the effect of parasitic elements associated with integration of the driver and the power MOSFET gate parasitic elements on the performance of an integrated buck converter and its effect on the switching time and loss in power MOSFETs have been investigated. Finally, a driver has been tested using spice simulations to validate the theory and then experimental results have been presented.

Published in:

Telecommunications Energy Conference, 2009. INTELEC 2009. 31st International

Date of Conference:

18-22 Oct. 2009