Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A novel VLSI architecture of lum interpolator of H.264 decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Duo-li Zhang ; Inst. of VLSI Design, Hefei Univ. of Technol., Hefei, China ; Xian-Wen Cheng ; Gao-Ming Du ; Yu-kun Song
more authors

Motion compensation is the most critical part for the performance of H.264 decoder. Through fully analysis of the interpolation algorithm, a symmetry characteristic in the algorithm has drawn our attention. Based on a precise deduction, a new VLSI architecture for motion compensation lum interpolation is presented in this paper. This architecture is based on separated 1-D approach and reuses the horizontal half-sample interpolation 6-tap FIRs and the horizontal vertical half-sample interpolation 6-tap FIRs. Experiment results shows that compared with arithmetic adopting separated 1-D approach referenced, the proposed arithmetic can save 5 6-tap FIRs and 6 eight-bit registers. A H.264 decoder adopting the proposed approch can achieve real-time decoding 30 fps baseline H.264/AVC video with 1080HD resolutions at a clock speed of 100 MHz.

Published in:

ASIC, 2009. ASICON '09. IEEE 8th International Conference on

Date of Conference:

20-23 Oct. 2009