By Topic

A single channel 2GS/s 6-bit ADC with cascade resistive averaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Youtao Zhang ; Nat. Key Lab. of Monolithic Integrated Circuits & Modules, Nanjing Electron. Devices Inst., Nanjing, China ; Xiaopeng Li ; Ao Liu ; Ming Zhang
more authors

A single channel 2 GS/s 6-bit ADC with cascade resistive averaging is demonstrated in 0.18 ¿m CMOS. The proposed power efficient crossing connection method of averaging resistors has less reference voltage consumed than convention with excellent offset averaging. The peak DNL and INL are measured as 0.26 LSB and 0.21 LSB, respectively. The SNDR and SFDR have achieved 34.2 and 37.5 dB, respectively, with 1.22 MHz input signal and 2 GS/s. The SNDR and SFDR maintain above 30 and 35 dB, respectively, up to 1000 MHz input signal and 900 MS/s. The proposed ADC, including onchip track-and-hold amplifiers and clock buffers, consumes 570 mW from a single 1.8 V supply while operating at 2 GS/s.

Published in:

ASIC, 2009. ASICON '09. IEEE 8th International Conference on

Date of Conference:

20-23 Oct. 2009