By Topic

Automatic configuration generation for a SOC co-verification technology based FPGA functional test system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ruan, A.W. ; State Key Lab. of Electron. Films & Integrated Devices, Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Liao, Y.B. ; Li, P. ; Li, W.
more authors

A FPGA-under-test has to be configured before it is tested. However, traditional configuration for a FPGA-under-test is time consuming due to the fact that the configuration has to be conducted manually many times until each resource of FPGA is not left behind. Automatic configuration generation for a FPGA-under-test implemented by an in-house SOC co-verification technology based FPGA functional test system is proposed and presented in the paper. Software side will dispatch configuration order to hardware side, while hardware side will produce configuration timing and inform software side the FPGA-under-test is available. Configuration bit-stream data will be transmitted to hardware side. Depending on the information of status register of configuration module, software part can determine whether configuration has been implemented or not. Experimental result demonstrates that it only takes about 1.5 seconds for one configuration.

Published in:

ASIC, 2009. ASICON '09. IEEE 8th International Conference on

Date of Conference:

20-23 Oct. 2009