By Topic

Multi-gate-length versus dual-gate-length biasing for active mode leakage power reduction: Benchmarking and modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qiang Chen ; Synopsys, Mountain View, CA, USA ; Tirumala, S.

Multi-gate-length (MGL) and dual-gate-length (DGL) biasing techniques are investigated for timing constraint-aware active mode leakage power reduction of VLSI circuits. Key design and technology characteristics essential for leakage reduction are identified and utilized to carry out a Monte-Carlo-based study to benchmark MGL against DGL over different design styles and various technologies. Extensive results indicate that MGL offers generally modest to small advantage over DGL. Novel analytical models have been developed to describe leakage reduction capability of DGL/MGL and reveal its dependences on key design/technology characteristics to quantitatively assess the cost-benefit trade-off of implementing DGL/MGL.

Published in:

ASIC, 2009. ASICON '09. IEEE 8th International Conference on

Date of Conference:

20-23 Oct. 2009