Close category search window
 

An application-specific buffer allocation algorithm for network-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yaming Yin ; Dept. of Comput. Sci. & Tehnology, Nat. Univ. of Defense Technol., Changsha, China ; Shuming Chen

In this paper, an application-specific buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoC) is presented. More precisely, given the mapping of the target application and the traffic characteristics, the algorithm automatically assigns the buffer depth for each input channel in different routers across the chip. The experimental results show that the system buffering resources can be utilized more effectively. In contrast with the uniform buffer allocation, about 50% saving in buffering resources can be achieved by automatic buffer allocation using our algorithm without any reduction in performance.

Published in:
ASIC, 2009. ASICON '09. IEEE 8th International Conference on

Date of Conference: 20-23 Oct. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.