By Topic

Behavioral modeling of a phase locked look

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Phanse, A. ; Nat. Semicond. Corp., Santa Clara, CA, USA ; Shirani, R. ; Rasmussen, R. ; Mendel, R.
more authors

In this paper a methodology for modeling a Phase-Locked-Loop (PLL) has been presented. A behavioral model for the PLL was developed using an Analog Hardware Description Language (AHDL). This behavioral model is accurate with respect to SPICE simulations and provides a speed-up of 1600X over SPICE. The behavioral model was used to simulate the jitter in the generated clock during phase lock and evaluate the effect of the mismatches in the circuit on the jitter

Published in:

Southcon/96. Conference Record

Date of Conference:

25-27 Jun 1996