By Topic

A flexible parameter mismatch sensitivity analysis for VLSI design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hing-Yan To ; Intel Corp., Folsom, CA, USA ; Waisum Wong

A sensitivity analysis technique, which is based on Placket Burman Matrix for experimental design is proposed in this report. The response is obtained by simulating an op amp using a SPICE circuit simulator. The response is then used to study the effect of transistor parameter mismatch on circuit performance. This technique models the parameter mismatch effect by creating an addition parameter term. The amount of deviation is a function of fabrication process, bias condition and device type (PMOS or NMOS). The integration method is illustrated in this paper. The modeling method allows parameter variation information to be shared by different nominal device models. The methodology discussed here can be applied to any new circuit topology; hence it is flexible. In addition, the sensitivity analysis provides a quantitative measure while keeping the number of required simulation to the minimum. Therefore, it is readily extended to design automation environment. A unity gain buffer CMOS op amp is used as an example to illustrate the concepts behind this technique

Published in:

Southcon/96. Conference Record

Date of Conference:

25-27 Jun 1996