By Topic

Theory and Bandwidth Enhancement of Cascaded Double-Stage Distributed Amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Worapishet, A. ; Mahanakorn Microelectron. Res. Center (MMRC), Mahanakorn Univ. of Technol., Bangkok, Thailand ; Roopkom, I. ; Surakampontorn, W.

Theoretical analysis and bandwidth enhancement of the cascaded double-stage distributed amplifiers (CDSDA) are presented. The characteristics of the general cascaded multi-stage distributed amplifiers (CMSDA) with open idle drain terminations at intersections for a high gain are investigated with lossy artificial lumped line models. This reveals the inherent bandwidth limitation of the CMSDA due to interference from the reverse wave reflection at the open drain terminations. To achieve simultaneous high gain and bandwidth, drain line impedance tapering is introduced to enable a counterbalance of the reverse wave by partial reflection of the forward wave at each of the impedance junctions. Detailed analysis and design considerations are provided where it is shown that typical parasitic drain capacitance of transistors makes the drain line tapering practically viable for the CMSDA up to the double-stage configuration. Extensive validation of the theoretical analysis and the tapered drain line technique are given through the experiment of a 3.2 GHz 25.2-dB hybrid CDSDA, and through the simulation of a 13.8 GHz 14-dB CDSDA using a 0.18 ??m CMOS process.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:57 ,  Issue: 4 )