By Topic

Pipelining-Based High Throughput Low Energy Mapping on Network-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ming-Yan Yu ; Microelectron. Center, Harbin Inst. of Technol., Harbin, China ; Ming Li ; Jun-Jie Song ; Fang-Fa Fu
more authors

Most streaming applications, such as multimedia and digital signal processing (DSP) application, are iterative in nature, so pipelined implementation can be introduced into streaming application for high throughput. In this case, as a communication-centric design approach, NoC is capable of solving communication bottleneck incurred by throughput increment. In this paper streaming application with pipelined implementation was mapped onto the NoC architecture by an energy-aware mapping algorithm proposed focusing on the pipelining mechanism. This algorithm performs the task allocation, scheduling and communication scheduling simultaneously and minimizes the energy consumption. The result generated by this algorithm was verified by a cycle-accurate simulator written in SystemC. Experimental results show that 7 times throughput increments can be achieved and energy consumption is also reduced by 12%, compared with one that doesn't involve pipelined implementation.

Published in:

Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on

Date of Conference:

27-29 Aug. 2009