Cart (Loading....) | Create Account
Close category search window
 

Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gligor, M. ; TIMA Lab., CNRS/INP Grenoble/UJF, Grenoble, France ; Fournel, N. ; Petrot, F.

Symmetric multiprocessor architectures (SMP) are gaining popularity for system on chip (SoC) applications as they provide an interesting power/performance/flexibility tradeoff. We address the problem of power consumption in such architectures by designing a new adaptive Dynamic Voltage Frequency Scaling (DVFS) algorithm for non real time operating system (non-RTOS) running on a SMP-SoC. We show the effectiveness of our algorithm on a cycle accurate simulation environment running a real-life multi-threaded application. The experimental results show a potential gain of up to 55%.

Published in:

Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on

Date of Conference:

27-29 Aug. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.