By Topic

Detection of high-κ and interfacial layer breakdown using the tunneling mechanism in a dual layer dielectric stack

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Raghavan, N. ; Division of Microelectronics, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore ; Pey, K.L. ; Li, X.

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.3269589 

With the advent of high-κ materials as a replacement to silicon oxynitride based gate dielectric, reliability study of high-κ (HK) based devices has become imperative. Processing of HK dielectrics is associated with a thin interfacial layer (IL) of SiOx sandwiched between the high-κ and silicon substrate making it a dual layer dielectric stack. We propose here a simple electrical test algorithm that enables successive separate breakdown and detection of each layer in the bilayer stack during accelerated time dependent dielectric breakdown testing. The algorithm uses the tunneling current mechanism as the yardstick to distinguish between HK and IL breakdown. This technique is useful to decode the Weibull slope of each of these layers in the dielectric stack and decipher their impact on the overall gate stack reliability.

Published in:

Applied Physics Letters  (Volume:95 ,  Issue: 22 )