By Topic

A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Taft, R.C. ; Nat. Semicond., Unterhaching, Germany ; Francese, P.A. ; Tursi, M.R. ; Hidri, O.
more authors

An advance in folding-interpolating analog-to-digital converters (ADCs) is demonstrated which simplifies their extension to higher resolution by building the converter out of identical but scaled pipelined cascaded folding stages. In this unified folding architecture the parallel coarse channel has been eliminated by recursively using the previous folding stage as the coarse channel for each following cascaded stage. This new architecture is demonstrated in a 10-bit ADC using six cascaded folding-by-3 stages with a total folding order of 729. At 1.0 GS/s, this interleave-by-2 ADC achieves <±0.2 LSB DNL, ¿ ±0.5 LSB INL, 9.2 ENOB at 100 MHz input, 9.1 ENOB at Nyquist, and 8.8 ENOB at 1 GHz input. The value at FIN = 1 GHz is 1 ENOB higher than any value published to date. The power consumption from a single 1.8 V supply is 1.2 W/channel which includes the LVDS drivers for this dual-channel (I and Q each running at 1 GS/s) ADC.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:44 ,  Issue: 12 )