By Topic

First Readout of a 64 \times 64 DEPFET Matrix With VELA Circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Bombelli, L. ; Dipt. di Elettron. e Inf., Politec. di Milano, Milan, Italy ; Fiorini, C. ; Ricca, A.A. ; Porro, M.
more authors

The new advancements in low-noise X-Ray detection pave the way to new space missions for deep space investigation like IXO. The concept of APS (Active Pixel Sensor) devices based on DEPFET (Depleted P-channel FET) structure has been developed to cope with the emerging requirements of low noise and high readout speed. Although the use of DEPFET makes achievable the required noise performance, it is necessary to develop a suitable front-end ASIC to fulfill the challenging speed requirements. We have developed VELA, a new fast multi-channel ASIC for the readout of a DEPFET matrix at high frame rate. The implemented circuit operates the DEPFET pixels in a drain current configuration to achieve a readout speed of 2 ¿s per line or even faster. The current version of VELA integrates 64 analog channels to readout a 64 × 64 DEPFET matrix up to 7800 frames per second. In the paper, the circuit and the working principle are presented; the VELA performance and the first measurement with a 64 × 64 DEPFET matrix are also reported.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:56 ,  Issue: 6 )