By Topic

SEU-Susceptibility of Logical Constants in Xilinx FPGA Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Heather Quinn ; ISR-3 Space Data Syst., Los Alamos Nat. Lab., Los Alamos, NM, USA ; Gregory R. Allen ; Gary M. Swift ; Chen Wei Tseng
more authors

In Xilinx Field Programmable Gate Arrays two types of logical constants, implicit and explicit, are used to prevent unspecified signals from floating. Implicit logical constants are implemented with a weak keeper circuit, called a half latch, and are used to tie off unspecified input signals to user flip-flops. Explicit logical constants in the earlier devices are implemented using look up tables (LUTs) set to a constant value (constant LUTs) and in the newer devices are implemented using posts that provide access to the ground plane. Explicit logical constants often are used in adders and multipliers. In this paper, we will present radiation test data and analysis of the three types of logical constants.

Published in:

IEEE Transactions on Nuclear Science  (Volume:56 ,  Issue: 6 )