By Topic

Device-Physics-Based Analytical Model for Single-Event Transients in SOI CMOS Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Kobayashi, D. ; Dept. of Spacecraft Eng., Japan Aerosp. Exploration Agency, Sagamihara, Japan ; Hirose, K. ; Ferlet-Cavrois, V. ; McMorrow, D.
more authors

An analytical model is developed to calculate the single-event transient (SET) pulse widths in advanced silicon-on-insulator (SOI) CMOS logic. Waveform analysis reveals that the width of the pulses is large enough to exhibit rail-to-rail trapezoidal waveforms, which are a typical shape for SET pulses in SOI CMOS logic irradiated by ions hitting the center of MOS gates at normal incidence, consisting of two time components. Based on their physical mechanisms, they are modeled as functions of the irradiation and device parameters. The widths and their trends predicted by the model are in good agreement with numerical device simulations and pulsed-laser experimental results.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:56 ,  Issue: 6 )