Referenced Items are not available for this document.
The authors present the fundamental concepts for realizing a fault-tolerant parallel processor modeled by a linear cellular automaton. They give the reconfiguration scheme under this model. They treat the processing elements in the processor as cells of the cellular automaton. They regard the operating states of the elements as states of the cells. The processor can be reconfigured easily and quickly by changing the states of its processing elements when faults are detected. The reconfiguration scheme for the processor utilizes the characteristics of polynomial rings over GF(q), where q is a power of a prime number.<
Published in:
Fault-Tolerant Computing, 1988. FTCS-18, Digest of Papers., Eighteenth International Symposium on
Date of Conference: 27-30 June 1988
- Page(s):
- 334 - 339
- Meeting Date :
- 27 Jun 1988-30 Jun 1988
- Print ISBN:
- 0-8186-0867-6
- INSPEC Accession Number:
- 3247951
- Conference Location :
- Tokyo, Japan
- Digital Object Identifier :
- 10.1109/FTCS.1988.5340
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
