By Topic

A Low-Noise and Low-Power Frequency Synthesizer Using Offset Phase-Locked Loop in 0.13- \mu{\rm m} CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
PyoungWon Park ; Department of Electrical Engineering and Computer Science, KAIST, Daejeon, Korea ; Dongmin Park ; SeongHwan Cho

In this letter, a fractional-N frequency synthesizer based on an offset phase-locked loop (OPLL) architecture is presented. The proposed synthesizer achieves low-noise as the two low-pass filters that are inherent in the OPLL highly suppresses the quantization noise from the delta-sigma modulator. In addition, it consumes low power by employing charge-recycling technique in the sub-PLL. A prototype synthesizer implemented in 0.13 μm CMOS process achieves 9 dB of noise reduction compared to a conventional PLL while consuming 3.2 mW of power.

Published in:

IEEE Microwave and Wireless Components Letters  (Volume:20 ,  Issue: 1 )