By Topic

Simulation-based hierarchical sizing and biasing of analog firm IPs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Farakh Javid ; LIP6-SoC Laboratory, University of Paris VI, France ; Ramy Iskander ; Marie-Minerve Louerat

This paper presents a simulation-based hierarchical sizing and biasing tool for analog integrated circuits design. The tool allows the designer to express the sizing procedure in terms of sizing and biasing operators. These operators are technology independent, hence the documented procedure can be easily ran over different technologies. A procedure has been proposed for a single-ended two-stage operational amplifier and evaluated over 130 nm, 65 nm and 45 nm technologies. The results prove the efficiency of the proposed tool.

Published in:

2009 IEEE Behavioral Modeling and Simulation Workshop

Date of Conference:

17-18 Sept. 2009