By Topic

A modeling methodology for verifying functionality of a wireless chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jesse E. Chen ; Qualcomm Inc., 3165 Kifer Rd., Santa Clara, CA 95051, USA

This paper describes a modeling methodology for verifying functionality of a mixed signal wireless chip before tape out. Modeling methodologies for mixed signal chips can be distinguished by the way they deal with analog signals. The methodology uses a custom Verilog PLI function to model analog blocks for a digital simulator. The PLI function passes multiple real numbers through one port, in either direction, at any point in time. The key issues the methodology addresses are execution speed, capacity, model portability, and coverage.

Published in:

2009 IEEE Behavioral Modeling and Simulation Workshop

Date of Conference:

17-18 Sept. 2009