Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

On-chip global clock distribution using directional rotary traveling-wave oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yulei Zhang ; ECE Dept., Univ. of California, San Diego, La Jolla, CA, USA ; Buckwalter, J.F. ; Chung-Kuan Cheng

We revisit the rotary clock scheme in, and firstly propose and analyze the multiple-mode operations of rotary clock structure, which can be utilized to generate multiple clock frequencies within one loop. By replacing original inverter pairs with feed-forward differential buffers and adding U-shape T-line segments, a novel rotary clock scheme is presented to guarantee the directionality of traveling wave in the closed-loop. Design tradeoffs and methodologies are discussed for this novel directional rotary clock and a 3.3 GHz, 30 pF loading rotary clock design example is given. The simulation results show that, the proposed directional rotary clock can at least reduce 34% power compared with fCV2, and achieve lower power dissipation and sharper rising-edge compared with the conventional rotary clock in.

Published in:

Electrical Performance of Electronic Packaging and Systems, 2009. EPEPS '09. IEEE 18th Conference on

Date of Conference:

19-21 Oct. 2009