Cart (Loading....) | Create Account
Close category search window
 

A serial-cascaded double-microring-based silicon photonic circuit for high-speed on-chip clock-recovery applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xianshu Luo ; Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong, China ; Hui Chen ; Shaoqi Feng ; Poon, A.W.

We fabricate a silicon microring-based photonic circuit comprising a passive NRZ-to-PRZ signal-format converter and a serial-cascaded modulator for clock-recovery applications. We demonstrate on the same chip 5-Gbit/s format conversion and 5-GHz sampling with 64-ps-width pulses.

Published in:

Group IV Photonics, 2009. GFP '09. 6th IEEE International Conference on

Date of Conference:

9-11 Sept. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.