By Topic

VLSI Design and Analysis of Multipliers for Low Power

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pachara V. Rao ; RNSIT, Dr. M.G.R. Univ., Chennai, India ; Cyril Prasanna Raj ; S. Ravi

Low power multipliers with high clock frequencies play an important role in today's digital signal processing. In this work, the performance analysis of Wallace-tree, Array and Baugh-Wooley multiplier architectures is carried out. Physical verification of all the sub-blocks is performed using HSpice to check their functionality and to optimize for low power by using transistor sizing. The layouts of the sub-blocks are drawn using Cadence Virtuoso to form the multipliers macros. DRC and LVS checks are performed using HerculesI and fed to RC-XT for parasitic extraction and to carry out post layout simulation and the power analysis using Astro rail. Delay and power dissipation of Wallace Tree multiplier is least whereas Array multiplier is a best for reduced area applications but not speed. In this work, the area of 5times5 Array multiplier is 67.73 times 7 mum2 is the least compared to others. Each multiplier has to be selected depending on performance measures and nature of applications.

Published in:

Intelligent Information Hiding and Multimedia Signal Processing, 2009. IIH-MSP '09. Fifth International Conference on

Date of Conference:

12-14 Sept. 2009