By Topic

Implementation of the W-CDMA cell search on a MPSOC designed for software defined radios

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Garzia, F. ; Dept. of Comput. Syst., Tampere Univ. of Technol., Tampere, Finland ; Airoldi, R. ; Ahonen, T. ; Nurmi, J.
more authors

This paper describes the implementation of theW-CDMA cell search algorithm on a homogeneous general purpose multi-processor system-on-chip architecture. The architecture is composed of nine nodes based on COFFEE RISC cores communicating using hierarchical network-on-chip. The work focuses on the parallelization of the cell search algorithm, enabling execution on different processing nodes, and exploiting the capabilities of the network-on-chip. We achieved a total speed-up of 7.3 X when compared with a single processing core system, taking into account the overhead related with the communication between different nodes. The result is significant since very close to the theoretical maximum of 9 X. Considering the hardware implementation, the target cell search is performed in 104 ms on an FPGA with 75 MHz maximum frequency, and in 40 ms on an ASIC circuit with 200 MHz maximum frequency.

Published in:

Signal Processing Systems, 2009. SiPS 2009. IEEE Workshop on

Date of Conference:

7-9 Oct. 2009