By Topic

Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wilson, J. ; Univ. of Utah, Salt Lake City, UT, USA ; Nelson, A. ; Farhang-Boroujeny, B.

Modern implementations of discrete-time phase-locked loops (DT-PLLs) often contain delayed feedback. The delays are usually a side effect to pipelining, filtering, or other inner-loop mechanisms. Each delay increases the order of the system by introducing an additional pole to the closed-loop transfer function and, in many cases, makes the traditional type-2 loop equations obsolete. This brief describes how the second-order notions of damping and natural frequency can be applied to type-2 DT-PLLs in the presence of any number of delays. It provides equations for loop parameters that will provide a desired transient behavior based on damping and natural frequency, along with a test to ensure the accuracy of the results. The novelty of this brief is that loop parameters can be found in closed form and ensured to be accurate, without the need for human interaction, simulations, or numerical root-finding algorithms.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:56 ,  Issue: 12 )