By Topic

A Phase-Domain All-Digital Phase-Locked Loop Architecture Without Reference Clock Retiming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mendel, S. ; Christian Doppler Lab. for Nonlinear Signal Process., Graz Univ. of Technol., Graz, Austria ; Vogel, C. ; Da Dalt, N.

State-of-the-art phase-domain all-digital phase-locked loops (ADPLLs) require a retimed reference clock to synchronize the digitally controlled oscillator (DCO) output frequency and the reference clock frequency. Therefore, the entire digital logic is operated with a periodically nonuniform clock. Due to on-chip coupling effects, the DCO output frequency is pulled with the edges of the retimed reference clock, producing undesired spurs in the phase noise power spectrum. In this brief, we analyze and classify the spur generation from a signal processing point of view and propose an alternative ADPLL implementation that abandons the retiming mechanism. Thus, the entire ADPLL can be clocked with a uniform reference clock, and consequently, side spurs are avoided. Behavioral simulations verify the spur analysis and emphasize the improved behavior of the proposed synchronous reference architecture.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:56 ,  Issue: 11 )