By Topic

Efficient Don't Care Filling for Power Reduction during Testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kundu, S. ; Dept. of Electron. & Electr. Commun., Indian Inst. of Technol. Kharagpur, Kharagpur, India ; Chattopadhyay, S.

Power consumption during test mode is much higher than in normal mode of operation. This paper addresses issue of assigning suitable values to the unspecified bits (don't care) in the test patterns so that both static and dynamic power consumption during testing is reduced. We have used a genetic algorithm based heuristic to fill the don't cares. Our approach produces an average percentage improvement of 31.9, 37.0, and 37.7 in dynamic power and 3.0, 7.4, and 5.3 leakage power over 0-fill, 1-fill, and MT-fill algorithms for don't care filling, considering the test patterns having unspecified bits in ISCAS'89 benchmark suite.

Published in:

Advances in Recent Technologies in Communication and Computing, 2009. ARTCom '09. International Conference on

Date of Conference:

27-28 Oct. 2009