Cart (Loading....) | Create Account
Close category search window

Optimization of Static Power, Leakage Power and Delay of Full Adder Circuit Using Dual Threshold MOSFET Based Design and T-Spice Simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ghosh, A. ; Dept. of ECE, Calcutta Inst. of Eng. & Manage., Kolkata, India ; Ghosh, D.

Optimization of power and delay is very important issue in low-voltage and low-power applications. In this paper, we use the dual-threshold technique to reduce leakage power by assigning a high-threshold voltage to some transistors and low-threshold to some others. Here, the polarity of the MOSFETs is considered as the selection criteria for assigning threshold. In order to achieve the best leakage power, average power and delay performance, different combinations of threshold are tried in N-net and P-net. The circuit considered for simulations is 28T full adder circuit. The paper also include simulated results for different combinations using TSPICE simulator.

Published in:

Advances in Recent Technologies in Communication and Computing, 2009. ARTCom '09. International Conference on

Date of Conference:

27-28 Oct. 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.