By Topic

A 200 µA duty-cycled PLL for wireless sensor nodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Salvatore Drago ; NXP Semiconductors, Eindhoven, The Netherlands ; Domine Leenaerts ; Bram Nauta ; Fabio Sebastiano
more authors

A duty-cycled PLL operating in burst mode is presented. It is an essential building block of a moderately accurate low-power frequency synthesizer suitable for use in nodes for wireless sensor networks. Once in lock, the PLL's frequency error is less than 0.1% (rms). Fabricated in a baseline 65 nm CMOS process, the PLL occupies 0.19 times 0.15 mm2 and draws 200 muA from a 1.3-V supply when generating a 1 GHz signal with a duty cycle of 10%.

Published in:

ESSCIRC, 2009. ESSCIRC '09. Proceedings of

Date of Conference:

14-18 Sept. 2009