By Topic

A 2.5GHz, 6.9mW ΔΣ modulator with standard cell design in 45nm-LP CMOS using time-interleaving

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Madoglio, P. ; Commun. Circuits Lab., Intel Corp., Hillsboro, OR, USA ; Ravi, A. ; Cuellar, L. ; Pellerano, S.
more authors

A technique to implement time-interleaved digital DeltaSigma modulators using standard cells and digital synthesis tools is presented. Time interleaving allows clocking of the standard cell blocks at submultiples of the final sampling rate fs. Additional delay stages are used to segment the time-interleaved/pipelined MASH DeltaSigma topology into reduced complexity sub-blocks, each with independent critical paths. A prototype IC has been fabricated in digital CMOS 45 nm-LP: it has been validated at 2.5 GHz, while consuming 6.9 mW from a 1.1 V supply, and at 3.3 GHz increasing the nominal supply to 1.2 V.

Published in:

ESSCIRC, 2009. ESSCIRC '09. Proceedings of

Date of Conference:

14-18 Sept. 2009