By Topic

The use and evaluation of yield models in integrated circuit manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. A. Cunningham ; Cunningham Associates, Saratoga, CA, USA

The development and refinement of net-die-per-wafer yield models during the past 25 years are reviewed, and the models are tested for accuracy by comparison with actual yield data from seven separate chip companies. Depending on chip size, the more accurate models are the Poisson and the negative binomial. Several models for line yields in wafer fabrication are also covered. For predicting yields of larger-die-area very large-scale integration, the negative binomial model is the more accurate, but its use many require experimental determination of alpha, sometimes called the cluster parameter, versus chip area for the particular process and factory environment of interest. How an Insystems holographic wafer inspection machine can aid this process is described. Financial payback calculations for cleaner processing machines and experience curve effects on yields are also discussed

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:3 ,  Issue: 2 )