A 0.13- m CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN

A 6 Gb/s/pin transceiver for DRAM interfaces is implemented in a 0.13-mum CMOS process. Pseudo-differential signaling to overcome problems of conventional single-ended signaling is proposed. In a conventional single-ended signaling, the reference signal from a transmitter is generally used to reduce the common-mode noise which is induced by simultaneous switching noise (SSN). However, as supply voltage becomes low and data rate increases, the reference signal reduces the voltage and timing margin of receiver inputs. The proposed transceiver uses the pseudo-differential signaling without the reference signal and encoding schemes using the relation between neighboring data are proposed to remove the reference signal. In the receiver, transition-check circuit (TCC) is used to convert encoded data into original data before encoding. The proposed pseudo-differential signaling increases the eye-opening of 1:2 demuxed outputs of the receiver by 65 ps. The transceiver dissipates 242.5 mW and its active area is 1.0 mm times 0.3 mm.