Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ashrafi, A. ; Dept. of Electr. & Comput. Eng., San Diego State Univ., San Diego, CA, USA ; Adhami, R. ; Milenkovic, A.

This paper introduces a novel direct digital frequency synthesizer (DDFS) with an architecture based on the quasi-linear interpolation method (QLIP). The QLIP method is a hybrid polynomial interpolation in which the first quarter of a cosine function is approximated by two sets of linear and parabolic polynomials. The section of the cosine function that is closer to its peak is interpolated by parabolic polynomials, due to its resemblance to a parabola. The rest of the function, which is closer to where it approaches zero, is interpolated by linear polynomials. The paper describes the proposed interpolation method and its VLSI implementation. The performance of the proposed implementations is compared to several state-of-the-art DDFS designs.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:57 ,  Issue: 4 )