By Topic

Optimum bias for highly linear and efficient doherty power amplifier with memoryless digital predistortion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mun-Woo Lee ; Dept. of Electr. & Electr. Eng., Pohang Univ. of Sci. & Technol., Pohang, South Korea ; Yong-Sub Lee ; Sang-Ho Kam ; Yoon-Ha Jeong

This paper investigates the optimum bias to achieve a highly efficient and linear Doherty power amplifier (DPA) with memoryless digital predistortion (DPD). The DPA is implemented using 25-W GaN HEMTs The PAE of 54.5% is achieved at an output power of 40 dBm for a 2.14-GHz continuous wave. The bias optimization and memoryless DPD are employed to improve the linearity of the DPA. The 11th-memoryless polynomial and recursive least square algorithm are used to implement the memoryless DPD. For a one-carrier WCDMA signal at an output power of 36 dBm, the adjacent channel leakage ratio at ±5-MHz offset are below -48 dBc with the drain efficiency of 40% after the linearization with the optimum bias.

Published in:

Microwave Conference, 2009. EuMC 2009. European

Date of Conference:

Sept. 29 2009-Oct. 1 2009