By Topic

90nm node RF CMOS technology with latch-up immunity on high-resistivity substrate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
N. Momo ; Center for Semiconductor R&D, Semiconductor Company, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yokohama, Japan ; Y. Higashi ; M. Oda ; K. Matsuzawa
more authors

This paper presents a detailed analysis of latch-up characteristics for 90 nm RF CMOS on high-resistivity substrate with 400 ohm-cm for the first time. According to our measurement and simulation results, latch-up dependence of PNP base and NPN emitter injection mode on Si substrate resistivity is small. On the other hand, PNP emitter and NPN base injection modes are sensitive to the resistivity because the substrate increases the base resistance of NPN bipolar in latchup events. The trigger switching current of latch-up decrease as the resistivity increases for those modes. In order to suppress the degradation, an additional ion implantation is effective because resistance of the base region can be reduced. The 90 nm node RF CMOS with high-Q inductor, low-loss transmission line and low substrate noise can be realized without the degradation of latchup, leakage current between n-wells by an additional ion implantation.

Published in:

Microwave Integrated Circuits Conference, 2009. EuMIC 2009. European

Date of Conference:

28-29 Sept. 2009