By Topic

Partitioning DSP Applications on a Multi-core Architecture Based on Load Balancing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tadic, M. ; Fac. of Tech. Sci., Univ. of Novi Sad, Novi Sad, Serbia ; Kovacevic, J.

In this paper, we describe the technique for optimization of demanding DSP applications on a dual core DSP-s. In addition to common techniques of optimization, we use the Advanced Multi-core Optimization Technique, resolving load balancing problem. The methodology of the proposed technique is based on the application partitioning on two cores, assuming algorithm and processor architecture understanding. To verify the described technique we used one class of lossless audio decoder on CS4953xx dual core processor.

Published in:

Engineering of Computer Based Systems, 2009. ECBS-EERC '09. First IEEE Eastern European Conference on the

Date of Conference:

7-8 Sept. 2009