Cart (Loading....) | Create Account
Close category search window
 

A low complexity VLSI architecture for MIMO sphere decoding algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shariat-Yazdi, R. ; Dept. of Electron., Carleton Univ., Ottawa, ON, Canada ; Kwasniewski, T.

This paper presents a low complexity VLSI architecture for depth-first sphere decoding algorithm. A modified depth first sphere decoding algorithm that requires less hardware resources and provides higher throughput has been introduced. In order to implement the proposed algorithm, we introduce a new enumeration methodology that can be used for M-QAM based modulation schemes. The effectiveness of the proposed architecture has been demonstrated for a 4times4 64-QAM MIMO system.

Published in:

Circuits and Systems and TAISA Conference, 2009. NEWCAS-TAISA '09. Joint IEEE North-East Workshop on

Date of Conference:

June 28 2009-July 1 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.