By Topic

A 55–64 GHz Fully-Integrated Sub-Harmonic Wideband Transceiver in 130 nm CMOS Process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jeng-Han Tsai ; Dept. of Appl. Electron. Technol., Nat. Taiwan Normal Univ., Taipei, Taiwan

In this letter, a 55-64 GHz compact fully-integrated gigabit transceiver with sub-harmonic pump technique is presented. The transceiver consists of a single-pole-double-throw (SPDT) traveling wave switch, a low-noise amplifier (LNA), a buffer amplifier (BA), and two sub-harmonic resistive mixers for up-conversion and down-conversion, respectively. The transceiver using 130 nm standard CMOS technology achieves an up-conversion gain of 7.4 dB at 62 GHz and down-conversion gain of 7.2 dB at 60 GHz with a compact chip size of 1.2 mm2. The 3 dB frequency bandwidth ranges from 55 to 64 GHz, which can cover the whole frequency band for 802.15.TG3C WPAN applications. For system applications, gigabit BPSK modulation signal test is successfully performed in this work.

Published in:

IEEE Microwave and Wireless Components Letters  (Volume:19 ,  Issue: 11 )