By Topic

Asynchronous 4-bit flash analog-to-digital CMOS converter with over- and underflow detection system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Frankiewicz, M. ; Dept. of Electron., AGH Univ. of Sci. & Technol., Krakow, Poland ; Mroszczyk, P. ; Golda, A. ; Kos, A.

This paper deals with the design and simulations of a 4-bit flash analog-to-digital asynchronous converter designed in 0.35 mum CMOS technology. The input voltage signals of a range of 1.6 V are converted to binary numbers based on flash method. Analog part of the project, which is made using full-custom technique, contains 17 comparators. The two extra comparators indicate when input signal is out of the conversion range. The digital part contains a decoder, which converts comparators outputs logic states into binary numbers and extra codes to indicate underflow, overflow or other conversion errors.

Published in:

Mixed Design of Integrated Circuits & Systems, 2009. MIXDES '09. MIXDES-16th International Conference

Date of Conference:

25-27 June 2009