By Topic

A practical approach to performance optimization of high-throughput embedded devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Maciej Borzecki ; Proximetry Poland, ¿ód¿, Poland ; Zbigniew Chamski ; Kuba Pawlak

We present a practical approach to optimizing whole-system performance of throughput-constrained embedded devices. The proposed methodology relies on a combination of systematic profiling and system-level analysis techniques which leverage hardware, application and tools knowledge. On our target platform - the Intel XScale iXP425 processor, an initial performance assessment identified instruction cache behaviour as the main factor of performance degradation. By taking into consideration the configuration and coding style of the operating system, the structure of the required device drivers, the architecture of the application software stack, and the choice and configuration of the compiler, the performance optimization process resulted in a six-fold increase of processing capabilities of the system expressed in packets per second.

Published in:

Mixed Design of Integrated Circuits & Systems, 2009. MIXDES '09. MIXDES-16th International Conference

Date of Conference:

25-27 June 2009