By Topic

Parallel 4×4 transform on bit serial shared memory architecture for H.264/AVC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Grzegorz Rubin ; Department of Computer Science, Bialystok Technical University, Poland

Many video applications require dedicated hardware to achieve acceptable levels of performance. H.264/AVC, the latest standard for video signal coding, utilizes a 4 times 4 integer transform to concentrate energy of residual data in a few coefficients. This paper presents an implementation and simulation of parallel 4 times 4 transform on bit serial shared memory architecture for H.264/AVC. Compared with the existing parallel implementations, the proposed architecture reduces interconnection resources of physical elements of FPGA device. The results of simulation show that the transform can be realized in real time on bit serial arithmetic.

Published in:

Mixed Design of Integrated Circuits & Systems, 2009. MIXDES '09. MIXDES-16th International Conference

Date of Conference:

25-27 June 2009