By Topic

Testing of crosstalk-type dynamic faults in interconnection networks with use of Ring LFSRs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hlawiczka, A. ; Inst. of Electron., Silesian Univ. of Technol., Gliwice, Poland ; Gucwa, K. ; Garbolino, A.-T.T. ; Kopec, M.

The paper highlights the need to apply the test-per-clock method at full clock rates to test crosstalks in networks of long interconnections between modules in a System on a Chip (SoC). The proposed method of testing n-interconnects involves the 3n-R-LFSR (ring linear feedback shift register) with a polynomial that guarantees the long counting cycle. The part of the ring LFSR that generates test patterns has double number of flip-flops where every second flip-flop is connected to the network of interconnections under test. It has been proved that the 3n-R-LFSR register is capable to generate all the two-test patterns that are necessary for the network with n interconnections. The completed simulation experiments evidenced efficiency of the method application to test crosstalks that are manifested by either an glitch or an edge delay.

Published in:

Mixed Design of Integrated Circuits & Systems, 2009. MIXDES '09. MIXDES-16th International Conference

Date of Conference:

25-27 June 2009