Cart (Loading....) | Create Account
Close category search window
 

Analysis and Suppression of Inductive Interference in an Active Integrated Power Electronics Module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Qiaoliang Chen ; State Key Lab. of Electr. Insulation & Power Equip., Xi''an Jiaotong Univ., Xi''an, China ; Yunqing Pei ; Xu Yang ; Zhaoan Wang

The interference between the power stage and the driving circuit is one of the key issues of power module design, especially for those with high power densities, where couplings become more severe. This paper focuses on suppression techniques for inductive coupling. As a demonstration, a 2 kW single phase power factor correction active integrated power electronic module consisting of full bridge rectifiers, a current sensing resistor, and boost converter, is developed employing CoolMOS FET and SiC diodes. The electromagnetic interference mechanism in the module is analyzed and illustrated. In order to reduce the voltage spike of the power devices, three different design patterns of the power stage layout are presented and compared with regard to the reduction of parasitic self-inductance of the critical loop in the power stage. The approaches to reducing the inductive interference between the high di/dt loop in the power stage and the driving loop are investigated, including the proposed flux cancellation pattern for the layout of the high power di/dt loop, reduction of electromagnetic interference sources, and the insertion of a copper shielding layer between them. Finally, the design guidelines are built and verified by the simulation and experimental results.

Published in:

Components and Packaging Technologies, IEEE Transactions on  (Volume:32 ,  Issue: 4 )

Date of Publication:

Dec. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.