By Topic

Automatic IP Interface Synthesis Supporting Multi-layer Communication Protocols in SoC Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yin-Tsung Hwang ; Dept. of Electr. Eng., Nat. Chung Hsing Univ., Taichung, Taiwan ; Hua-Hsin Luo

We present an automatic interface synthesis system to expedite the IP (silicon intellectual property) integration process in SoC designs. The concept of multi-layer communication protocols is incorporated into the synthesis process so that interface design targeting different levels of functionality and circuit complexity can be generated automatically. The multi-layered interface architecture template designs are addressed in the first place. We then outline the methodology of interface synthesis, which includes protocol specifications, signal mapping & timing adjustment, interface FSM, and architecture mapping. Interface designs for several benchmark systems are developed using different synthesis options. Besides the advantage of greatly shortened design cycle, the experimental results do show the competitiveness of the automatically generated designs against the manual designs.

Published in:

Information Assurance and Security, 2009. IAS '09. Fifth International Conference on  (Volume:1 )

Date of Conference:

18-20 Aug. 2009