By Topic

Architecture Synthesis Methodology for Run-Time Reconfigurable Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pil Woo Chun ; Space Missions, MDA Corp., Brampton, ON, Canada ; Kirischian, L.

Despite of the success that programmable devices have enjoyed in the last two decades, architecture synthesis methodologies for run-time reconfigurable (RTR) systems are still in their infancy. As the majority of consumer devices integrate multiple-functionality, the cost-effectiveness becomes the main focus of computing systems design. This paper presents a novel architecture synthesis methodology for the cost-effective implementation of a multi-task and multi-mode workload.The proposed methodology creates a RTR system that changes its functionality in response to a dynamic environment and enables on-chip assembly of preconstructed components by synthesizing a workload-specific static architecture. The proposed methodology presents novelties in design abstraction, partitioning method and in the procedure of deciding reconfiguration granularity. The experimental results show the cost benefits of the proposed architecture synthesis methodology saving 73% of area and 29.8% of power compared to fixed design approach for implementing multiple visual processors.

Published in:

Computational Science and Engineering, 2009. CSE '09. International Conference on  (Volume:2 )

Date of Conference:

29-31 Aug. 2009